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Abstract—SiC-based inverters can operate at high switching
frequency with high efficiency, which can reduce the size of
passive components and heat sinks to achieve high power density.
However, in three-phase four-wire inverters supplying unblanced
loads, the second-order ripples in the DC bus need to be mitigated
by large DC capacitance, which increases the size of the converter.
The conventional neutral leg is widely used in three-phase four-
wire inverters to provide neutral currents for the unbalanced
loads. In this paper, an improved neutral leg is proposed, which
can provide neutral currents and reduce the second-order ripples
in the DC bus simultaneously. The DC bus ripples can be reduced
without adding any hardware components. Furthermore, the
proposed neutral leg can save 50% DC capacitance comparing
to the conventional neutral leg. The proposed neutral leg was
built with SiC MOSFETs and tested with a three-phase four-
wire inverter in the laboratory. The experimental results verified
the effectiveness of the proposed neutral leg.
Index Terms—Neutral leg; three-phase four-wire inverter;
second-order power ripple; SiC MOSFET; unbalanced loads.
I. INTRODUCTION
In smart grids, three-phase inverters have been widely used
as an interface between the active distribution network (ADN)
and the distributed energy resources (DER) [1], such as solar
PVs, wind turbines and energy storage systems. Another new
trend in smart grid and traction systems is to replace the
conventional bulky transformers with more compact solid-state
transformers (SST), which also require three-phase inverters
to feed the loads [2]. When the DERs and SSTs are used
to supply unblanced loads or connected to an unbalanced
grid, the three-phase four-wire inverters are usually required
to provide the additional path for the zero-sequence current of
the loads, i.e. the neutral current [3].
There are various topologies of three-phase four-wire in-
verters [4]. One of the popular topologies is the three-phase
inverter with an independently-controlled neutral leg as shown
in Fig. 1a [5]. In this topology, a neutral leg is connected to the
midpoint of the split capacitors in the DC bus through a neutral
inductor. In this way, the neutral current can be provided by the
neutral leg with active control. Additionally, the voltages of the
split capacitors can be balanced by the neutral leg. Moreover,
this topology also allows the independent control of the neutral
leg and avoids EMI problems [6].
As the emerging wide bandgap (WBG) semiconductor
devices, SiC MOSFETs feature high breakdown electric field,
low on-resistance, fast switching speed, and high junction
temperature capability [7]. These characteristics allows the SiC
MOSFET to operate at higher switching frequency with low
power losses comparing to its Si counterparts, which results in
reduced size of passive components and heat sinks. Therefore,
higher power density can be achieved by SiC MOSFETs.
In three-phase four-wire system with unbalanced loads,
besides the challenge of providing neutral currents, another
challenge is the second-order current and voltage ripples in the
DC bus caused by the unbalanced loads [8] . Although SiC
MOSFETs can reduce the size of passive components such as
the filter inductors and filter capacitors, the large capacitance
is still required by the DC bus to mitigate the second-order
ripples, which becomes the bottleneck to achieve high power
density.
When the topology with the conventional neutral leg is used,
large DC capacitance is required to mitigate the second-order
ripples. Also, the DC-bus ripples cannot be fully eliminated so
that no loads/sources can be directly connected to the DC-bus.
Although there are many active power decoupling solutions
to reduce both the ripples and capacitance in the DC bus [9],
these solutions require extra switches and passive components,
which increases the cost of the converter.
In this paper, an improved neutral leg is proposed, which
can address the aforementioned two challenges in three-phase
four-wire inverters with unbalanced loads simultaneously: a)
to provide neutral currents; b) to reduce second-order ripples
in the DC bus. Since the DC-bus ripples are reduced, the
proposed neutral leg can save 50% capacitance comparing to
the conventional neutral leg, which can reduce the size of the
converter.
The rest of this paper is organized as follows. In Section II,
the second-order ripples in the DC bus are analyzed. After
that, the proposed neutral leg and its operation principles
are presented in Section III. Then, Section IV illustrates the
control strategy of the three-phase four-wire inverter with the
proposed neutral leg. In Section V, the proposed neutral leg
is compared with the conventional neutral leg in terms of DC
capacitance. In Section VI, the proposed neutral leg is built
with SiC MOSFETs and tested with the three-phase inverter.
The experimental results are given to verify the effectiveness
of the proposed neutral leg. Finally, conclusions are made in
Section VII.
(a) With the conventional neutral leg.
(b) With the proposed neutral leg by removing C+.
Figure 1. Three-phase four-wire inverter with neutral legs.
II. DC-BUS RIPPLES FOR THREE-PHASE FOUR-WIRE
INVERTERS
For three-phase four-wire inverters supplying unbalanced
loads, the instantaneous output power on the AC side can be
calculated as [10]:
pac = Po + p2ω = Po + P2ω cos (2ωt+ φ) (1)
where Po is the average value of the output power; P2ω and φ
are the amplitude and phase angle of the second-order power
ripple p2ω respectively. Assuming the three-phase voltages
are balanced, the second-order power ripple is caused by the
negative-sequence component of the unbalanced three-phase
currents [8]. The unbalance factor can be defined as:
δ =
I−
I+
=
P2ω
Po
(2)
where I+ and I− are the rms values of the positive- and
negative- sequence currents.
Due to the power balance between AC side and DC side,
the second-order power ripple will inevitably propagate to
the DC side. This leads to second-order ripples in either
DC-bus voltage or current. It is often required to limit such
ripples because they can deteriorate system performance [11].
For example, second-order ripples make it hard to achieve
Maximum Power Point Tracking (MPPT) for single-stage solar
PV systems because the maximum power point depends on the
DC output voltage of the PV panels [12]; Second-order ripples
might reduce the lifetime and performance of batteries [13]
and fuel cells [14]; Large second-order ripples might cause
the maximum DC-bus voltage exceeding the safety margin of
the semiconductors; Large DC ripples might affect the power
quality of three-phase ouput voltages/currents [15], which need
to be compensated by the controller of the three-phase inverter.
The main contribution of this paper is to propose a solution
for three-phase four-wire inverters which can achieve three
objectives:
1) Reduced DC-bus ripples;
2) Reduced DC capacitance;
3) No additional components required.
To achieve these three objectives, an improved neutral leg is
proposed to reduce the DC-bus ripples while providing the
neutral current for the loads.
III. THE PROPOSED NEUTRAL LEG
The proposed neutral leg is shown in Fig. 1b. Comparing
to the conventional one in Fig. 1a, the proposed neutral leg
removes the upper capacitor C+ from the DC bus. Although
the modification seems minor, it actually enables the proposed
neutral leg to reduce second-order ripples in the DC bus and
accordingly reduce the required capacitance. By removing C+,
the second-order power ripple can be transferred from the
DC bus to C−. Importantly, the proposed neutral leg can
still achieve the function of the conventional neutral leg, i.e.,
supplying neutral currents.
A. Reducing DC-bus Ripples
To reduce the second-order ripples in the DC bus, the
proposed neutral leg can work as an active energy storage
circuit to transfer the second-order power ripple from the DC
bus to C− by applying a second-order voltage component to
C− with an offset of half the DC-bus voltage Vdc/2:
v− (t) =
Vdc
2
+ VC_2ω sin (2ωt+ θ2ω) (3)
where VC_2ω and θ2ω are the amplitude and phase angle of
the second-order component respectively. The instantaneous
power pC− provided by C− can be calculated as:
pC− = v− (t)CN
dV−
dt
= pC−_2ω + pC−_4ω
= ωCNVC_2ωVdc cos (2ωt+ θ2ω)
+ ωCNV
2
C_2ω sin (4ωt+ 2θ2ω) . (4)
In this case, if the instantaneous power of the neutral
inductor LN is neglected, the second-order power ripple on
the DC bus can be compensated by the proposed neutral leg
if pC−_2ω in (4) is equal to p2ω in (1). Therefore, VC_2ω and
θ2ω can be calculated as:
VC_2ω =
P2ω
ωCNVdc
(5)
θ2ω = φ. (6)
B. Supplying the Neutral Current
The proposed neutral leg has the same capability as the
conventional neutral leg to provide the neutral current to
unbalanced loads. The current provided by the neutral inductor
LN consists of two parts:
iLN = iN + iC− (7)
Figure 2. Proposed control diagram.
where iN is the neutral current required by the unbalanced
loads; iC− is the compensation current injected to C− to
reduce second-order ripples in the DC bus. Two independent
controllers can be adopted to control iN and iC− respectively
so that the proposed neutral leg can still provide the neutral
current required by the loads. The control strategy is proposed
in the next section.
IV. CONTROL DESIGN
The control strategy for the three-phase four-wire inverter
with the proposed neutral leg is shown in Fig. 2, which consists
of two parts. The first part is the control of the proposed
neutral leg. The second part is the closed-loop control of
the three-phase four-wire inverter. These two parts can work
independently. Comparing to the conventional neutral leg, the
proposed neutral leg only requires two additional controllers:
one is the power decoupling controller GR2 (s) to decouple
the second-order ripples from the DC bus; the other one is
the harmonic compensator (HC) added in the current loop of
the three-phase inverter to compensate the harmonics in load
currents.
A. Control of the Proposed Neutral Leg
The control of the proposed neutral leg consists of the
neutral current controller and the power decoupling controller.
1) Neutral Current Controller : The neutral current control-
ler of the proposed neutral leg works the same as the neutral
current controller of the conventional neutral leg. Therefore,
the same controller for the conventional neutral leg can be
directly adopted by the proposed neutral leg. Since the neutral
current control strategy is not the main focus of this paper,
a simple PI controller in parallel with a resonant controller
is applied with the assumption that the neutral current only
contains the fundamental component.
Firstly, the average voltage of C− is controlled to be half
the DC-bus voltage Vdc/2 to maintain the neutral point voltage
of the AC system. In order to get the average voltage of C−, a
low-pass filter (LPF) is adopted to extract the DC component
of V−:
LPF (s) =
ωc
s+ ωc
(8)
where ωc is the cut-off frequency of the LPF. To filter out the
harmonic components at 100 Hz and beyond, ωc is set as 50
rad/s. A proportional-integral (PI) controller can be applied to
regulate the average value of V− to be Vdc/2:
PI (s) = kp +
ki
s
(9)
where kp and ki are the proportional gain and integral gain of
the PI controller respectively.
Secondly, to ensure that the neutral current is mainly
provided through the neutral inductor LN instead of the
capacitor C−, a resonant controller GR1 (s) is applied:
GR1 (s) =
2ξ1ωs
s2 + 2ξ1ωs+ ω2
×KR1 (10)
where ω is the fundamental angular frequency; ξ1 defines
the cut-off frequency of the resonant controller; KR1 is the
resonant gain of the controller. The gain of GR1 (s) is almost
zero everywhere apart from the resonant frequency ω. V−
can be measured as the feedback of GR1 (s) to regulate its
fundamental component to be zero.
2) Power Decoupling Controller: In the power decoupling
controller, another resonant controller GR2 (s) is applied:
GR2 (s) =
2ξ2 (2ω) s
s2 + 2ξ2 (2ω) s+ (2ω)
2 ×KR2 (11)
where ξ2 defines the cut-off frequency; KR2 is the resonant
gain of the controller. GR2 (s) has the resonant peak at 100
Hz. With the DC-bus current is as the feedback of GR2 (s),
the second-order components of is can be controlled to be
zero.
With the neutral current controller and the power decoupling
controller paralleled together, the proposed neutral leg can
provide neutral currents and reduce DC-bus ripples simultan-
eously.
B. Control of the Three-phase Inverters
In this paper, the three-phase four-wire inverter works in
standalone mode to supply the unbalanced loads with balanced
three-phase voltages. Therefore, AC voltage closed-loop con-
trol is performed with inner current loop. The three phases
are independently controlled by proportional-resonant (PR)
current and voltage controllers:
GPR_v (s) = Kp_v +
2ξvωs
s2 + 2ξvωs+ ω2
×KR_v (12)
GPR_i (s) = Kp_i +
2ξiωs
s2 + 2ξiωs+ ω2
×KR_i (13)
where Kp_v and Kp_i are the proportional gains of the
voltage and current controller respectively; KR_v and KR_i
are the resonant gains of the voltage and current control-
lers respectively; ξv and ξi are the coefficients of cut-off
frequency. In addition, the second-order harmonics need to
be compensated by the current controller due to the voltage
variation of the neutral point caused by the power decoupling
controller GR2 (s). Therefore, as shown in Fig. 2, a harmonic
Figure 3. Minimum DC voltage requirement of the proposed neutral leg.
compensator (HC) is in parallel with GPR_i (s) to compensate
the current harmonics at 100 Hz:
HC (s) =
2ξHC (2ω) s
s2 + 2ξHC (2ω) s+ (2ω)
2 ×KHC . (14)
where ξHC defines the cut-off frequency of HC (s); KHC is
the resonant gain of the controller.
V. COMPARISONS OF DC-BUS CAPACITANCE
In this section, the proposed neutral leg is compared with
the conventional neutral leg in terms of DC-bus capacitance
under the assumption of the same maximum DC-bus voltage.
To make the comparison, the DC-bus voltage requirement of
each solution is first analyzed.
A. DC-bus Voltage Requirement
In three-phase four-wire inverters with neutral legs, the
following equation should be fullfilled to produce balanced
three-phase voltages [6]:{
v+ (t) ≥
√
2Vrms
v− (t) ≥
√
2Vrms
(15)
where Vrms is the rms value of phase-to-ground voltages.
Under the balanced condition, since there are no second-order
ripples in the DC bus, the minimum DC-bus voltage can be
achieved:
Vdc_min = 2
√
2Vrms (16)
For the proposed neutral leg with power decoupling control,
although there is no voltage ripples on Vdc, both V+ and V−
contain voltage ripples because the second-order ripples from
the DC bus are absorbed by C−. Substituting (3) into (15)
results in:
Vdc
2
+ VC_2ω sin (2ωt+ θ2ω) ≥
√
2Vrms. (17)
Therefore, as shown in Fig. 3, the total DC-bus voltage
required by the proposed neutral leg is
Vdc ≥ 2
√
2Vrms + 2VC_2ω. (18)
Substituting (2) and (5) into (18) results in:
Vdc ≥ 2
√
2Vrms +
2δP0
ωC−Vdc
(19)
The DC-bus voltage required by the proposed neutral leg can
be obtained by solving (19):
Vdc,pro ≥
√
2Vrms +
√
2V 2rms +
2δP0
ωC−
. (20)
For the conventional neutral leg, since V+ and V− are
balanced controlled to be half the DC-bus voltage, the total
DC-bus voltage required should be
vdc,con (t) ≥ 2
√
2Vrms. (21)
With the conventional neutral leg, the unbalanced AC load will
cause second-order voltage ripples on the DC bus, the DC bus
voltage and the amplitude of the second-order voltage ripple
can be calculated according to [8]:
vdc,con (t) = Vdc_avg,con + Vdc_2ω,con sin (2ωt+ θ) (22)
Vdc_2ω,con =
δP0
2ωCeqVdc_avg,con
(23)
where Vdc_avg,con is the average DC-bus voltage. Vdc_2ω,con
is the amplitude of the second-order voltage ripple in the DC
bus; Ceq is the equvalent DC-bus capacitance. The average
and maximum DC-bus voltages can be obtained according to
(21), (22) and (23):
Vdc_avg,con ≥
√
2Vrms +
√
2V 2rms +
δP0
2ωCeq
(24)
Vdc_max,con ≥
√
8V 2rms +
2δP0
ωCeq
(25)
where Vdc_max,con = Vdc_avg,con + Vdc_2ω,con, which is the
maximum DC-bus voltage caused by unbalanced second-order
power ripple with the conventional neutral leg.
B. DC Capacitance
Normally, 1200 V semiconductor switches (Si-IGBTs or
SiC-MOSFETs) are selected for three-phase inverters sup-
plying AC voltages of 230 Vrms. Therefore, the DC-bus
voltage should not exceed 1200 V. Besides, the higher DC-bus
voltage results in higher voltage stresses to the switches, which
will increase the switching losses. Therefore, considering the
voltage stresses and safe margin for the voltage overshoot of
switches, the maximum DC-bus voltage Vmax is selected to be
750 V for comparison in this paper. The DC-bus capacitance
should be designed to make sure the DC-bus voltage doesn’t
exceed 750 V.
In Fig. 1, Cdc is the sum of small film capacitors which
are placed closed to the switches to reduce voltage overshoot
and switching harmonics. The value of Cdc is less than 10 µF
so it is negligible. The major part of the DC-bus capacitance
is the capacitance of the neutral legs. The capacitors rated at
450 V are usually connected in series to support the 750 V
DC-bus voltage. However, the equivalent DC-bus capacitance
reduces due to the series connection of capacitors.
In the conventional neutral leg, two capacitors C+ and C−
are used in the DC bus. Considering C+ and C− are equal,
the equivalent DC-bus capacitance is:
Ceq =
1
2
C+ =
1
2
C− (26)
and the total capacitance is
Ctotal = 2C+ = 4Ceq. (27)
In the proposed neutral leg, since only one capacitor C− is
used, the total capacitance of the proposed neutral leg is
Ctotal = C− (28)
According to (20) and (25), the required total capacitance of
all the solutions can be calculated according to the maximum
DC-bus voltage Vmax:
Ctotal,pro ≥ 2δP0
ω
(
Vmax − 2
√
2Vrms
) · 1
Vmax
(29)
Ctotal,con ≥ 2δP0
ω
(
Vmax − 2
√
2Vrms
) · 4(
Vmax + 2
√
2Vrms
)
(30)
where Ctotal,pro and Ctotal,con are the values of the total
capacitance required by the proposed and conventional neutral
legs respectively. The following relations can be obtained from
the above equations:
Ctotal,pro
Ctotal,con
=
(
Vmax + 2
√
2Vrms
)
4Vmax
<
1
2
(31)
According to (31), comparing to the conventional neutral
leg, the proposed neutral leg can reduce the total DC-bus
capacitance by at least 50%. The capacitance requirements
of the proposed and conventional neutral legs are compared
in Fig. 4. The maximum DC-bus voltage is set as 750 V. The
unbalance factor is 0.5. Comparing to the conventional neutral
leg, the proposed one only requires less than 50% capacitance
to fullfill the same maximum DC-bus voltage requirement.
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Figure 4. Comparison of total DC capacitance (Vdc=750 V, δ = 0.5).
Table I
EXPERIMENTAL PARAMETERS.
DC voltage 360 V AC output voltage 110 Vrms
AC Filter inductor 2.5 mH AC filter capacitor 20 µF
Neutral inductor LN 2.5 mH Neutral capacitor C− 100 µF
Unbalanced loads Ra = 52 Ω,Rb = Rc = 210 Ω
VI. EXPERIMENTAL RESULTS
Experimental platform was built to verify the proposed
topology. The proposed neutral leg was built with SiC MOS-
FETs (C2M0080120D) and SiC diodes (C4D20120D). It
was controlled by dSPACE with the switching frequency
at 50 kHz. The three-phase inverter was built with Si IG-
BTs (MMIX1Y100N120C3H1) and controlled by DSP+FPGA
with the switching frequency at 20 kHz. The experimental
parameters were summarized in Table I. The DC-bus voltage
is supplied by a DC voltage source, so the DC-bus voltage
is constant and only the second-order current ripple exists
in the DC bus. The proposed neutral leg was verified in the
experiment by reducing the second-order current ripple in the
DC bus. Firstly, only the neutral current controller in Fig.
2 was applied to the proposed neutral leg. In this case, the
proposed neutral leg worked the same as the conventional
neutral leg. As is shown in Fig. 5, the load voltages were
balanced controlled and the load currents were unbalanced due
to unbalanced loads. It can be seen that the neutral current
IN was provided by the neutral inductor LN instead of the
capacitor C− because there was nearly no 50 Hz ripples in
V−. Also, the DC source current Idc contained large second-
order harmonics due to the unbalanced load currents as shown
in Fig. 5 and Fig. 7.
Secondly, the power decoupling controller in Fig. 2 was
applied to the proposed neutral leg in parallel with the neutral
current controller. As shown in Fig. 6, the DC source current
ripples were significantly reduced. In Fig. 7, the FFT analysis
of the DC source current is shown. It can be seen that with
the power decoupling controller, the second-order harmonics
in DC source current reduced by 86%. In Fig. 6, the capacitor
voltage V− contained the second-order voltage ripple due to
the power decoupling controller. However, the load voltages
and currents were not affected. As shown in Fig. 8, the
total THD of the load voltage of Phase C was 0.874%
without power decoupling controller and 0.864% with power
decoupling controller.
VII. CONCLUSIONS
This paper presented an improved SiC-based neutral leg
which can provide neutral currents and reduce second-order
DC bus ripples at the same time. The principle and control
strategy of the proposed neutral leg is presented. Besides,
comparing to the conventional neutral leg, the proposed neutral
leg can reduce 50% DC-bus capacitance without adding any
other active or passive components. The proposed neutral leg
was built with SiC MOSFETs and tested with the three-phase
inverter. The effectiveness of the proposed neutral leg was
Figure 5. Experimental results of proposed neutral leg w/o power decoupling
control.
Figure 6. Experimental results of proposed neutral leg with power decoupling
control.
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Figure 8. FFT analysis of load voltage Va.
verified by the experimental results. The future work includes
optimizing the neutral inductor of the SiC-based neutral leg
and analyzing the overall efficiency.
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